We present the parallel implementation of a synthetic aperture radar (SAR) processor algorithm based on a particular two-dimensional Fourier transform code. The computer architecture consists of a toroidal net with transputers on each node. The excellent performance and flexibility of the net is discussed and shown in a number of graphs.
An Efficient Sar Parallel Processor / Franceschetti, Giorgio; Mazzeo, Antonino; Mazzocca, Nicola; Pascazio, Vito; G., Schirinzi. - In: IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS. - ISSN 0018-9251. - STAMPA. - 27:(1991), pp. 343-353. [10.1109/7.78308]
An Efficient Sar Parallel Processor
FRANCESCHETTI, GIORGIO;MAZZEO, ANTONINO;MAZZOCCA, NICOLA;PASCAZIO, VITO;
1991
Abstract
We present the parallel implementation of a synthetic aperture radar (SAR) processor algorithm based on a particular two-dimensional Fourier transform code. The computer architecture consists of a toroidal net with transputers on each node. The excellent performance and flexibility of the net is discussed and shown in a number of graphs.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
