An innovative design concept for the silicon-oninsulator (SOI) lateral power devices that can be applied to a wide class of high-voltage applications, in particular those employing resonant switching, is presented. A nonuniformly doped substrate is used to improve the transient breakdown performance of the lateral MOSTs. The simulation results show that the proposed device exhibits a largely improved transient breakdown. That is, for a time interval that ranges from 10 μs to 10 ms depending on the silicon characteristics and temperature, the device exhibits a blocking voltage that is almost double when compared to the static blocking voltage. By using the novel concept presented here, one can design a high-performance device with a high transient breakdown, which is needed for most switching applications. The device will benefit from a smaller substrate oxide thickness designed for a lower static breakdown, which results in reduced self-heating and allows full compatibility with the mainstream SOI material.

Substrate Engineering for Improved Transient Breakdown Voltage in SOI Lateral Power MOS / Napoli, Ettore; F., Udrea. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - 27:8(2006), pp. 678-680. [10.1109/LED.2006.878358]

Substrate Engineering for Improved Transient Breakdown Voltage in SOI Lateral Power MOS

NAPOLI, ETTORE;
2006

Abstract

An innovative design concept for the silicon-oninsulator (SOI) lateral power devices that can be applied to a wide class of high-voltage applications, in particular those employing resonant switching, is presented. A nonuniformly doped substrate is used to improve the transient breakdown performance of the lateral MOSTs. The simulation results show that the proposed device exhibits a largely improved transient breakdown. That is, for a time interval that ranges from 10 μs to 10 ms depending on the silicon characteristics and temperature, the device exhibits a blocking voltage that is almost double when compared to the static blocking voltage. By using the novel concept presented here, one can design a high-performance device with a high transient breakdown, which is needed for most switching applications. The device will benefit from a smaller substrate oxide thickness designed for a lower static breakdown, which results in reduced self-heating and allows full compatibility with the mainstream SOI material.
2006
Substrate Engineering for Improved Transient Breakdown Voltage in SOI Lateral Power MOS / Napoli, Ettore; F., Udrea. - In: IEEE ELECTRON DEVICE LETTERS. - ISSN 0741-3106. - 27:8(2006), pp. 678-680. [10.1109/LED.2006.878358]
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11588/107932
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 8
  • ???jsp.display-item.citation.isi??? 7
social impact